Chapter 8: Memory Management
Chapter 8: Memory Management

- Background
- Swapping
- Contiguous Allocation
- Paging
- Segmentation
- Segmentation with Paging
Background

- Program must be brought into memory and placed within a process for it to be run

- **Input queue** – collection of processes on the disk that are waiting to be brought into memory to run the program

- User programs go through several steps before being run
Address binding of instructions and data to memory addresses can happen at three different stages

- **Compile time**: If memory location known a priori, *absolute code* can be generated; must recompile code if starting location changes

- **Load time**: Must generate *relocatable code* if memory location is not known at compile time

- **Execution time**: Binding delayed until run time if the process can be moved during its execution from one memory segment to another. Need hardware support for address maps (e.g., *base* and *limit registers*).
Multistep Processing of a User Program

- Source program
  - Compiler or assembler
    - Compile time
    - Object module
    - Linkage editor
      - Load time
      - Load module
        - In-memory binary memory image
          - Execution time (run time)
            - Dynamic linking
              - System library
                - Dynamically loaded system library
Logical vs. Physical Address Space

- The concept of a logical *address space* that is bound to a separate *physical address space* is central to proper memory management.
  - **Logical address** – generated by the CPU; also referred to as *virtual address*
  - **Physical address** – address seen by the memory unit

- Logical and physical addresses are the same in compile-time and load-time address-binding schemes; logical (virtual) and physical addresses differ in execution-time address-binding scheme.
Memory-Management Unit (MMU)

- Hardware device that maps virtual to physical address

- In MMU scheme, the value in the relocation register is added to every address generated by a user process at the time it is sent to memory

- The user program deals with *logical* addresses; it never sees the *real* physical addresses
Dynamic relocation using a relocation register

CPU

logical address

346

relocation register

14000

physical address

14346

MMU

memory
Dynamic Loading

- Routine is not loaded until it is called
- Better memory-space utilization; unused routine is never loaded
- Useful when large amounts of code are needed to handle infrequently occurring cases
- No special support from the operating system is required implemented through program design
Dynamic Linking

- Linking postponed until execution time
- Small piece of code, stub, used to locate the appropriate memory-resident library routine
- Stub replaces itself with the address of the routine, and executes the routine
- Operating system needed to check if routine is in processes’ memory address
- Dynamic linking is particularly useful for libraries
Swapping

- A process can be swapped temporarily out of memory to a backing store, and then brought back into memory for continued execution.

- **Backing store** – fast disk large enough to accommodate copies of all memory images for all users; must provide direct access to these memory images.

- **Roll out, roll in** – swapping variant used for priority-based scheduling algorithms; lower-priority process is swapped out so higher-priority process can be loaded and executed.

- Major part of swap time is transfer time; total transfer time is directly proportional to the amount of memory swapped.

- Modified versions of swapping are found on many systems (i.e., UNIX, Linux, and Windows).
Contiguous Allocation

- Main memory usually into two partitions:
  - Resident operating system, usually held in low memory with interrupt vector
  - User processes then held in high memory

- Single-partition allocation
  - Relocation-register scheme used to protect user processes from each other, and from changing operating-system code and data
  - Relocation register contains value of smallest physical address; limit register contains range of logical addresses – each logical address must be less than the limit register
A base and a limit register define a logical address space.
HW address protection with base and limit registers

CPU

address

≥

no

yes

<

no

yes

trap to operating system monitor—addressing error

memory
Contiguous Allocation (Cont.)

- Multiple-partition allocation
  - *Hole* – block of available memory; holes of various size are scattered throughout memory
  - When a process arrives, it is allocated memory from a hole large enough to accommodate it
  - Operating system maintains information about:
    a) allocated partitions    b) free partitions (hole)
Dynamic Storage-Allocation Problem

How to satisfy a request of size $n$ from a list of free holes

- **First-fit**: Allocate the *first* hole that is big enough

- **Best-fit**: Allocate the *smallest* hole that is big enough; must search entire list, unless ordered by size. Produces the smallest leftover hole.

- **Worst-fit**: Allocate the *largest* hole; must also search entire list. Produces the largest leftover hole.

First-fit and best-fit better than worst-fit in terms of speed and storage utilization
Fragmentation

- **External Fragmentation** – total memory space exists to satisfy a request, but it is not contiguous

- **Internal Fragmentation** – allocated memory may be slightly larger than requested memory; this size difference is memory internal to a partition, but not being used

- Reduce external fragmentation by **compaction**
  - Shuffle memory contents to place all free memory together in one large block
  - Compaction is possible *only* if relocation is dynamic, and is done at execution time
  - I/O problem
    - Latch job in memory while it is involved in I/O
    - Do I/O only into OS buffers
Logical address space of a process can be noncontiguous; process is allocated physical memory whenever the latter is available.

Divide physical memory into fixed-sized blocks called frames (size is power of 2, between 512 bytes and 8192 bytes).

Divide logical memory into blocks of same size called pages.

Keep track of all free frames.

To run a program of size $n$ pages, need to find $n$ free frames and load program.

Set up a page table to translate logical to physical addresses.

Internal fragmentation.
Address Translation Scheme

- Address generated by CPU is divided into:
  
  - *Page number* \((p)\) – used as an index into a *page table* which contains base address of each page in physical memory
  
  - *Page offset* \((d)\) – combined with base address to define the physical memory address that is sent to the memory unit
Address Translation Architecture

The diagram illustrates the process of address translation in an operating system. The CPU generates a logical address, which is then translated into a physical address by accessing the page table. The page table is a data structure that maps logical addresses to physical addresses. The physical memory is then accessed using the physical address.
Paging Example
# Paging Example

## Logical Memory

<table>
<thead>
<tr>
<th>0</th>
<th>a</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>b</td>
</tr>
<tr>
<td>2</td>
<td>c</td>
</tr>
<tr>
<td>3</td>
<td>d</td>
</tr>
<tr>
<td>4</td>
<td>e</td>
</tr>
<tr>
<td>5</td>
<td>f</td>
</tr>
<tr>
<td>6</td>
<td>g</td>
</tr>
<tr>
<td>7</td>
<td>h</td>
</tr>
<tr>
<td>8</td>
<td>i</td>
</tr>
<tr>
<td>9</td>
<td>j</td>
</tr>
<tr>
<td>10</td>
<td>k</td>
</tr>
<tr>
<td>11</td>
<td>l</td>
</tr>
<tr>
<td>12</td>
<td>m</td>
</tr>
<tr>
<td>13</td>
<td>n</td>
</tr>
<tr>
<td>14</td>
<td>o</td>
</tr>
<tr>
<td>15</td>
<td>p</td>
</tr>
</tbody>
</table>

## Page Table

<table>
<thead>
<tr>
<th>0</th>
<th>5</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>6</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>

## Physical Memory

<table>
<thead>
<tr>
<th>4</th>
<th>i</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>j</td>
</tr>
<tr>
<td>6</td>
<td>k</td>
</tr>
<tr>
<td>7</td>
<td>l</td>
</tr>
<tr>
<td>8</td>
<td>m</td>
</tr>
<tr>
<td>9</td>
<td>n</td>
</tr>
<tr>
<td>10</td>
<td>o</td>
</tr>
<tr>
<td>11</td>
<td>p</td>
</tr>
<tr>
<td>12</td>
<td>a</td>
</tr>
<tr>
<td>13</td>
<td>b</td>
</tr>
<tr>
<td>14</td>
<td>c</td>
</tr>
<tr>
<td>15</td>
<td>d</td>
</tr>
<tr>
<td>16</td>
<td>e</td>
</tr>
<tr>
<td>17</td>
<td>f</td>
</tr>
<tr>
<td>18</td>
<td>g</td>
</tr>
<tr>
<td>19</td>
<td>h</td>
</tr>
<tr>
<td>20</td>
<td>i</td>
</tr>
<tr>
<td>21</td>
<td>j</td>
</tr>
<tr>
<td>22</td>
<td>k</td>
</tr>
<tr>
<td>23</td>
<td>l</td>
</tr>
<tr>
<td>24</td>
<td>m</td>
</tr>
<tr>
<td>25</td>
<td>n</td>
</tr>
<tr>
<td>26</td>
<td>o</td>
</tr>
<tr>
<td>27</td>
<td>p</td>
</tr>
</tbody>
</table>
Free Frames

(a) and (b) show the before and after allocation of free frames.
Implementation of Page Table

- Page table is kept in main memory
- *Page-table base register* (PTBR) points to the page table
- *Page-table length register* (PRLR) indicates size of the page table
- In this scheme every data/instruction access requires two memory accesses. One for the page table and one for the data/instruction.
- The two memory access problem can be solved by the use of a special fast-lookup hardware cache called *associative memory* or *translation look-aside buffers (TLBs)*
Associative memory – parallel search

<table>
<thead>
<tr>
<th>Page #</th>
<th>Frame #</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Address translation (A', A'')

- If A' is in associative register, get frame # out
- Otherwise get frame # from page table in memory
Paging Hardware With TLB

Diagram showing the process of accessing pages in memory with TLB (Translation Lookaside Buffer). The diagram includes:
- CPU
- Logical address
- Page frame number
- TLB
  - TLB hit
  - TLB miss
- Physical memory
- Page table

The process involves the CPU generating a logical address, which is then split into page and frame numbers. The page number is used to look up the page in the page table, and the frame number is used to look up the physical frame in memory. If the TLB has a hit, it directly provides the physical address; otherwise, a TLB miss occurs, and the page table is consulted to find the physical address.
Effective Access Time

- Associative Lookup = $\varepsilon$ time unit
- Assume memory cycle time is 1 microsecond
- Hit ratio – percentage of times that a page number is found in the associative registers; ration related to number of associative registers
- Hit ratio = $\alpha$
- Effective Access Time (EAT)

$$EAT = (1 + \varepsilon) \alpha + (2 + \varepsilon)(1 - \alpha)$$

$$= 2 + \varepsilon - \alpha$$
Memory Protection

- Memory protection implemented by associating protection bit with each frame

- **Valid-invalid** bit attached to each entry in the page table:
  - “valid” indicates that the associated page is in the process’ logical address space, and is thus a legal page
  - “invalid” indicates that the page is not in the process’ logical address space
Valid (v) or Invalid (i) Bit In A Page Table

Frame number

Valid-invalid bit

Page Table

Page 0
Page 1
Page 2
Page 3
Page 4
Page 5

00000

0
1
2
3
4
5
6
7

10,468
12,287

0
1
2
3
4
5
6
7
8
9

0 v
1 3 v
2 4 v
3 7 v
4 8 v
5 9 v
6 0 i
7 0 i

Page 0
Page 1
Page 2
Page 3
Page 4
Page 5
Page n
Page Table Structure

- Hierarchical Paging
- Hashed Page Tables
- Inverted Page Tables
Hierarchical Page Tables

- Break up the logical address space into multiple page tables
- A simple technique is a two-level page table
Two-Level Paging Example

- A logical address (on 32-bit machine with 4K page size) is divided into:
  - a page number consisting of 20 bits
  - a page offset consisting of 12 bits
- Since the page table is paged, the page number is further divided into:
  - a 10-bit page number
  - a 10-bit page offset
- Thus, a logical address is as follows:

<table>
<thead>
<tr>
<th>page number</th>
<th>page offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>$p_i$</td>
<td>$p_2$</td>
</tr>
</tbody>
</table>

where $p_i$ is an index into the outer page table, and $p_2$ is the displacement within the page of the outer page table.
Two-Level Page-Table Scheme
Address-Translation Scheme

- Address-translation scheme for a two-level 32-bit paging architecture
Hashed Page Tables

- Common in address spaces > 32 bits

- The virtual page number is hashed into a page table. This page table contains a chain of elements hashing to the same location.

- Virtual page numbers are compared in this chain searching for a match. If a match is found, the corresponding physical frame is extracted.
Hashed Page Table

Hashed Page Table
Inverted Page Table

- One entry for each real page of memory
- Entry consists of the virtual address of the page stored in that real memory location, with information about the process that owns that page
- Decreases memory needed to store each page table, but increases time needed to search the table when a page reference occurs
- Use hash table to limit the search to one — or at most a few — page-table entries
Inverted Page Table Architecture
Shared Pages

- **Shared code**
  - One copy of read-only (reentrant) code shared among processes (i.e., text editors, compilers, window systems).
  - Shared code must appear in same location in the logical address space of all processes.

- **Private code and data**
  - Each process keeps a separate copy of the code and data.
  - The pages for the private code and data can appear anywhere in the logical address space.
Shared Pages Example

Process $P_1$:
- Ed 1
- Ed 2
- Ed 3
- Data 1

Page Table for $P_1$:
- Page 3
- Page 4
- Page 6
- Page 1

Process $P_2$:
- Ed 1
- Ed 2
- Ed 3
- Data 2

Page Table for $P_2$:
- Page 3
- Page 4
- Page 6
- Page 7

Process $P_3$:
- Ed 1
- Ed 2
- Ed 3
- Data 3

Page Table for $P_3$:
- Page 3
- Page 4
- Page 6
- Page 2
Segmentation

- Memory-management scheme that supports user view of memory
- A program is a collection of segments. A segment is a logical unit such as:
  - main program,
  - procedure,
  - function,
  - method,
  - object,
  - local variables, global variables,
  - common block,
  - stack,
  - symbol table, arrays
User’s View of a Program
Logical View of Segmentation

user space

physical memory space

1
2
3
4
Segmentation Architecture

- Logical address consists of a two tuple:
  \(<\text{segment-number, offset}>\),

- **Segment table** – maps two-dimensional physical addresses; each table entry has:
  - base – contains the starting physical address where the segments reside in memory
  - \textit{limit} – specifies the length of the segment

- **Segment-table base register (STBR)** points to the segment table’s location in memory

- **Segment-table length register (STLR)** indicates number of segments used by a program;
  segment number \( s \) is legal if \( s < \text{STLR} \)
Segmentation Architecture (Cont.)

- **Relocation.**
  - dynamic
  - by segment table

- **Sharing.**
  - shared segments
  - same segment number

- **Allocation.**
  - first fit/best fit
  - external fragmentation
Protection. With each entry in segment table associate:

- validation bit = 0 ⇒ illegal segment
- read/write/execute privileges

Protection bits associated with segments; code sharing occurs at segment level

Since segments vary in length, memory allocation is a dynamic storage-allocation problem

A segmentation example is shown in the following diagram
Address Translation Architecture

CPU \rightarrow s \rightarrow \text{segment table} \rightarrow + \rightarrow \text{physical memory}

- Limit
- Base

\text{CPU} \rightarrow s \rightarrow \text{d} \rightarrow < \rightarrow + \rightarrow \text{physical memory}

trap: addressing error

no

yes
Example of Segmentation

Diagram showing a logical address space with segments for subroutine, stack, symbol table, main program, and a segment table. The segment table lists segments 0 to 4 with their respective limits and bases.
Sharing of Segments

Logical memory process $P_1$
- Segment 0
- Data 1

Logical memory process $P_2$
- Segment 0
- Data 2

Segment table:
- $P_1$
  - Limit: 0, Base: 43062
  - Limit: 1, Base: 68348
- $P_2$
  - Limit: 0, Base: 43062
  - Limit: 1, Base: 90003

Physical memory:
- Editor
- Data 1
- Data 2
The MULTICS system solved problems of external fragmentation and lengthy search times by paging the segments.

Solution differs from pure segmentation in that the segment-table entry contains not the base address of the segment, but rather the base address of a page table for this segment.
As shown in the following diagram, the Intel 386 uses segmentation with paging for memory management with a two-level paging scheme.
Intel 30386 Address Translation

Logical address: 
- Selector
- Offset

Descriptor table: 
- Segment descriptor

Linear address: 
- Directory
- Page
- Offset

Page directory: 
- Directory entry

Page table: 
- Page table entry

Page frame: 
- Physical address
Linux on Intel 80x86

- Uses minimal segmentation to keep memory management implementation more portable
- Uses 6 segments:
  - Kernel code
  - Kernel data
  - User code (shared by all user processes, using logical addresses)
  - User data (likewise shared)
  - Task-state (per-process hardware context)
  - LDT
- Uses 2 protection levels:
  - Kernel mode
  - User mode
End of Chapter 8